



Features

- ESD Protection for 1 line with Bi-directional
- Provide ESD protection for the protected line to **IEC 61000-4-2 (ESD) $\pm 25\text{kV}$ (air / contact)**
IEC 61000-4-5 (Lightning) 15A (8/20 μs) Cable Discharged Event (CDE)
- For low operating voltage applications: 5.0V
- **0402 small DFN package** saves board space
- Protect one I/O line or power line
- Fast turn-on and Low clamping voltage
- Solid-state silicon-avalanche and active circuit triggering technology
- **Green Part**
- **AEC-Q101 qualified**

Applications

- Automotive Applications
- Vbat pin for Mobile Device
- Power Line Protection
- Control Signal Lines Protection
- Audio Protection
- Mobile Phones
- Hand Held Portable Applications
- Serial and Parallel Ports Protection


Description

AZ9585-01F is a design which includes one bi-directional surge rated clamping cell to protect one power line, or one control line, or one low speed data line in an electronic systems. The AZ9585-01F has been specifically designed to protect sensitive components which are connected to power and control lines from over-voltage damage and latch-up caused by Electrostatic Discharging (ESD), Lightning, and Cable Discharge Event (CDE).

AZ9585-01F is a unique design which includes proprietary clamping cell in a single package. During transient conditions, the proprietary clamping cell prevents over-voltage on the power line or control/data lines, protecting any downstream components.

AZ9585-01F may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 ($\pm 15\text{kV}$ air, $\pm 8\text{kV}$ contact discharge).

Circuit Diagram / Pin Configuration





SPECIFICATIONS

| ABSOLUTE MAXIMUM RATINGS | | | |
|----------------------------------|------------------|---------------|-------|
| PARAMETER | SYMBOL | RATING | UNITS |
| Peak Pulse Current (tp = 8/20μs) | I _{PP} | 15 | A |
| Operating Supply Voltage | V _{DC} | ±5.5 | V |
| ESD per IEC 61000-4-2 (Air) | V _{ESD} | ±25 | kV |
| ESD per IEC 61000-4-2 (Contact) | | ±25 | |
| Lead Soldering Temperature | T _{SOL} | 260 (10 sec.) | °C |
| Operating Temperature | T _{OP} | -55 to +125 | °C |
| Storage Temperature | T _{STO} | -55 to +150 | °C |


| ELECTRICAL CHARACTERISTICS | | | | | | |
|--------------------------------|-----------------------|---|------|------|-----|-------|
| PARAMETER | SYMBOL | CONDITIONS | MINI | TYP | MAX | UNITS |
| Reverse Stand-Off Voltage | V _{RWM} | T = 25 °C. | -5.0 | | 5.0 | V |
| Reverse Leakage Current | I _{Leak} | V _{RWM} = ±5V, T = 25 °C. | | | 1 | μA |
| Reverse Breakdown Voltage | V _{BV} | I _{BV} = 1mA, T = 25 °C. | 6.0 | | 9.0 | V |
| Surge Clamping Voltage | V _{CL-surge} | I _{PP} = 5A, tp = 8/20μs, T = 25 °C. | | 6.0 | | V |
| ESD Clamping Voltage (Note 1) | V _{clamp} | IEC 61000-4-2 +8kV (I _{TLP} = 16A), Contact mode, T = 25 °C. | | 6.5 | | V |
| ESD Dynamic Turn-on Resistance | R _{dynamic} | IEC 61000-4-2 0 ~ +8kV, Contact mode, T = 25 °C. | | 0.06 | | Ω |
| Channel Input Capacitance | C _{IN} | V _R = 0V, f = 1MHz, T = 25 °C. | | 28 | 35 | pF |

Note 1: ESD Clamping Voltage was measured by Transmission Line Pulsing (TLP) System.


TLP conditions: Z₀= 50Ω, t_p= 100ns, t_r= 1ns.

Typical Characteristics


Reverse Clamping Voltage vs. Peak Pulse Current



Transmission Line Pulsing (TLP) Measurement



Typical Variation of C_{IN} vs. V_{IN}



Applications Information

The AZ9585-01F is designed to protect one line against System ESD/Surge pulses by clamping them to an acceptable reference. It provides bi-directional protection.

The usage of the AZ9585-01F is shown in Fig. 1. Protected line, such as data line, control line, or power line, is connected at pin 1. The pin 2 is connected to a ground plane on the board. In order to minimize parasitic inductance in the board traces, all path lengths connected to the pins of AZ9585-01F should be kept as short as possible.

In order to obtain enough suppression of ESD induced transient, good circuit board is critical. Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ9585-01F.
- Place the AZ9585-01F near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.
- NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.





Fig. 1 ESD protection scheme by using AZ9585-01F.



Mechanical Details


DFN1006P2E PACKAGE DIAGRAMS



TOP VIEW




SIDE VIEW



BOTTOM VIEW

| Symbol | Millimeters | | Inches | |
|--------|-------------|------|-----------|-------|
| | min | max | min | max |
| A | 0.95 | 1.05 | 0.037 | 0.041 |
| B | 0.55 | 0.65 | 0.022 | 0.026 |
| C | 0.45 | 0.60 | 0.018 | 0.024 |
| D | 0.45 BSC | | 0.018 BSC | |
| E | 0.20 | 0.30 | 0.008 | 0.012 |
| F | 0.45 | 0.55 | 0.018 | 0.022 |

LAND LAYOUT




(Unit: mm)

Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

MARKING CODE



Top View

| Part Number | Marking Code |
|----------------------------|--------------|
| AZ9585-01F (Green Part) | o |

Note : Green means Pb-free, RoHS, and Halogen free compliant.



Ordering Information

| PN# | Material | Type | Reel size | MOQ | MOQ/internal box | MOQ/carton |
|-----------------|----------|------|-----------|-------------|---------------------|------------------------|
| AZ9585-01F.R7GR | Green | T/R | 7 inch | 12,000/reel | 4 reel = 48,000/box | 6 box = 288,000/carton |

Revision History

| Revision | Modification Description |
|---------------------|--------------------------|
| Revision 2015/11/23 | Preliminary Release. |
| Revision 2015/12/04 | Formal Release. |
| | |
| | |
| | |
| | |
| | |