



**FOCUS LCDs**  
LCDs MADE SIMPLE®

Ph. 480-503-4295 | [NOPP@FocusLCDs.com](mailto:NOPP@FocusLCDs.com)

TFT | OLED | CHARACTER | GRAPHIC | UWVD | SEGMENT | CUSTOM

## Graphic Display Module

Part Number

G24064B-FTW-DW63

### Overview:

- 240x64 Graphic LCD
- FSTN Gray
- 149.5x51.7mm Module
- Parallel and Serial Interface(s)
- White LED Backlight
- Transflective
- Wide Temp Range
- 3.0V
- LCD IC: NT7534
- RoHS Compliant

## Graphic LCD Features

Resolution: 240x64 Dots

Interface(s): Parallel and Serial


RoHS Compliant.

General Information Items	Specification	Unit	Note
	Main Panel		
Viewing Area (VA)	130.2 (H) x 37.6 (V)	mm	--
LCD Type	FSTN Positive	--	--
Viewing Angle	6:00	O'Clock	--
Polarizer	Transflective	--	--
Resolution	240x64	Dots	--
Backlight Type	LED	--	--
Backlight Color	White	mm	--
LCD IC	NT7534*2	--	--
Operating Temperature	-20 to +70	°C	--
Storage Temperature	-30 to +80	°C	--

## Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	--	149.50	--	mm	--
	Vertical (V)	--	51.70	--	mm	--
	Depth (D)	--	14.90	--	mm	--
Weight		--	TBD	--	g	--

# 1. Outline Dimensions



## 2. Input Terminal Pin Assignment

NO.	Symbol	Description	I/O
1	NC	--	--
2	FR	This is the liquid crystal alternative current signal I/O terminal. M/S="H": Output	I/O
3	CL	This is the display clock input terminal. When the NT7534 chips are used in master/slave mode, the various CL terminals must be connected.	I/O
4	/DOF	This is the liquid crystal display blanking control terminal. M/S="H": Output	I/O
5	/CS1	This is the chip select signal. When /CS1="L" and CS2="H", then the chip select becomes active, and the data/command I/O is enabled.	I
6	CS2		
7	/RES	When /RES is set to "L", the settings are initialized.	I
8	A0	This is connected to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0="H": Indicates that D0 to D7 are display data A0="L": Indicates that D0 to D7 are control data	I
9	/WR	When connected to an 8080 MPU, this is active LOW. This terminal connects to the 8080 MPU /WR signal. The signals on the data bus are latched at the rising edge of the /WR signal. When connected to a 6800 Series MPU, this is the read/write control signal input terminal. When R/W="H": Read , When R/W="L": Write	I
10	/RD	When connected to an 8080 MPU, it is active LOW. This pad is connected to the /RD signal of the 8080 MPU, and the NT7534 data bus is in an output status when this signal is "L". When connected to a 6800 Series MPU, this is active HIGH. This is used as an enable clock input of the 6800 Series MPU.	I
11-18	D0-D7	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S="L"), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are set to high impedance. When the chip select is inactive, D0 to D7 are set to high impedance.	I/O
19	VDD	Power Supply.	S
20	VSS	Ground.	S
21	VOUT	DC/DC voltage converter output.	I/O
22	C4+	Capacitor 4+ pad for internal DC/DC voltage converter.	O
23	C3+	Capacitor 3+ pad for internal DC/DC voltage converter.	O
24	C1-	Capacitor 1- pad for internal DC/DC voltage converter.	O
25	C1+	Capacitor 1+ pad for internal DC/DC voltage converter.	O
26	C2+	Capacitor 2+ pad for internal DC/DC voltage converter.	O
27	C2-	Capacitor 2- pad for internal DC/DC voltage converter.	O



28-32	V1 V2 V3 V4 V0	<p>LCD driver supplies voltages. The voltage determined by the LCD cell is impedance-converted by a resistive driver or an operation amplifier for application. Voltages should be according to the following relationship:  <math>V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq VSS2</math></p> <p>When the on-chip operating power circuit is on, the following voltages are supplied to V1 to V4 by the on-chip power circuit. Voltage selection is performed by the LCD Bias Set command.</p>	I/O															
33	VR	Voltage adjustment pad. Applies voltage between V0 and VSS using a resistive divider.	I															
34	C86	<p>This is the MPU interface switch terminal.</p> <p>C86="H": 6800 Series MPU Interface          C86="L": 8080 Series MPU Interface</p>	I															
35	P/S	<p>This is the parallel data input/serial data input switch terminal.</p> <p>P/S="H": Parallel data input          P/S="L": Serial data input.</p> <p>The following applies depending on the P/S status:</p> <table border="1" data-bbox="539 846 1209 949"> <thead> <tr> <th>P/S</th> <th>Data/Command</th> <th>Data</th> <th>Read/Write</th> <th>Serial Clock</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>A0</td> <td>D0 to D7</td> <td>/RD, /WR</td> <td>-</td> </tr> <tr> <td>"L"</td> <td>A0</td> <td>SI (D7)</td> <td>Write only</td> <td>SCL (D6)</td> </tr> </tbody> </table> <p>When the P/S="L", D0 to D5 are HZ. D0 to D5 may be "H", "L" or Open. /RD(E) and /WR (R/W) are fixed to either "H" or "L". With serial data input, RAM display data reading is not supported.</p>	P/S	Data/Command	Data	Read/Write	Serial Clock	"H"	A0	D0 to D7	/RD, /WR	-	"L"	A0	SI (D7)	Write only	SCL (D6)	I
P/S	Data/Command	Data	Read/Write	Serial Clock														
"H"	A0	D0 to D7	/RD, /WR	-														
"L"	A0	SI (D7)	Write only	SCL (D6)														
36	IRS	<p>This terminal selects the resistors for the V0 voltage level adjustment.</p> <p>IRS="H", Use the internal resistors.          IRS="L", Do not use the internal resistors.</p>	I															

I: Input, O: Output, S: Supply

NO.	Symbol	Description	I/O
1	NC	--	--
2	FR	<p>This is the liquid crystal alternative current signal I/O terminal.</p> <p>M/S="L": Input</p>	I/O
3	CL	This is the display clock input terminal. When the NT7534 chips are used in master/slave mode, the various CL terminals must be connected.	I/O
4	/DOF	<p>This is the liquid crystal display blanking control terminal.</p> <p>M/S="L": Input</p>	I/O
5	/CS1	This is the chip select signal. When /CS1="L" and CS2="H", then the chip select becomes active, and the data/command I/O is enabled.	I
6	CS2		
7	/RES	When /RES is set to "L", the settings are initialized.	I
8	A0	<p>This is connected to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command.</p> <p>A0="H": Indicates that D0 to D7 are display data          A0="L": Indicates that D0 to D7 are control data</p>	I

9	/WR	<p>When connected to an 8080 MPU, this is active LOW. This terminal connects to the 8080 MPU /WR signal. The signals on the data bus are latched at the rising edge of the /WR signal.</p> <p>When connected to a 6800 Series MPU, this is the read/write control signal input terminal. When R/W="H": Read , When R/W="L": Write</p>	I
10	/RD	<p>When connected to an 8080 MPU, it is active LOW. This pad is connected to the /RD signal of the 8080 MPU, and the NT7534 data bus is in an output status when this signal is "L".</p> <p>When connected to a 6800 Series MPU, this is active HIGH. This is used as an enable clock input of the 6800 Series MPU.</p>	I
11-18	D0-D7	<p>This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.</p> <p>When the serial interface is selected (P/S="L"), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL). At this time, D0 to D5 are set to high impedance.</p> <p>When the chip select is inactive, D0 to D7 are set to high impedance.</p>	I/O
19	VDD	Power Supply.	S
20	VSS	Ground.	S
21	VOUT	DC/DC voltage converter output.	I/O
22	C4+	Capacitor 4+ pad for internal DC/DC voltage converter.	O
23	C3+	Capacitor 3+ pad for internal DC/DC voltage converter.	O
24	C1-	Capacitor 1- pad for internal DC/DC voltage converter.	O
25	C1+	Capacitor 1+ pad for internal DC/DC voltage converter.	O
26	C2+	Capacitor 2+ pad for internal DC/DC voltage converter.	O
27	C2-	Capacitor 2- pad for internal DC/DC voltage converter.	O
28-32	V1 V2 V3 V4 V0	<p>LCD driver supplies voltages. The voltage determined by the LCD cell is impedance-converted by a resistive driver or an operation amplifier for application. Voltages should be according to the following relationship:  <math>V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq VSS2</math></p> <p>When the on-chip operating power circuit is on, the following voltages are supplied to V1 to V4 by the on-chip power circuit. Voltage selection is performed by the LCD Bias Set command.</p>	I/O
33	VR	Voltage adjustment pad. Applies voltage between V0 and VSS using a resistive divider.	I
34	C86	<p>This is the MPU interface switch terminal.</p> <p>C86="H": 6800 Series MPU Interface          C86="L": 8080 Series MPU Interface</p>	I

35	P/S	<p>This is the parallel data input/serial data input switch terminal.</p> <p>P/S="H": Parallel data input P/S="L": Serial data input.</p> <p>The following applies depending on the P/S status:</p> <table border="1"> <thead> <tr> <th>P/S</th> <th>Data/Command</th> <th>Data</th> <th>Read/Write</th> <th>Serial Clock</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>A0</td> <td>D0 to D7</td> <td>/RD, /WR</td> <td>-</td> </tr> <tr> <td>"L"</td> <td>A0</td> <td>SI (D7)</td> <td>Write only</td> <td>SCL (D6)</td> </tr> </tbody> </table> <p>When the P/S="L", D0 to D5 are HZ. D0 to D5 may be "H", "L" or Open. /RD (E) and /WR (R/W) are fixed to either "H" or "L". With serial data input, RAM display data reading is not supported.</p>	P/S	Data/Command	Data	Read/Write	Serial Clock	"H"	A0	D0 to D7	/RD, /WR	-	"L"	A0	SI (D7)	Write only	SCL (D6)	I
P/S	Data/Command	Data	Read/Write	Serial Clock														
"H"	A0	D0 to D7	/RD, /WR	-														
"L"	A0	SI (D7)	Write only	SCL (D6)														
36	NC	-	-															

I: Input, O: Output, S: Supply

### 3. LCD Optical Characteristics

Item	Symbol	Condition	Min	Typ.	Max	Unit	
Contrast Ratio	CR		--	3	--		
Response Time	On	$T_{on}$	--	150	250	ms	
	Off	$T_{off}$	--	180	300	ms	
Viewing Angle $C_1 \geq 2, 25^\circ\text{C}$	Hor.	$\Theta_L$	$\Phi=270^\circ, 9H$	--	55	--	degree
		$\Theta_R$	$\Phi=90^\circ, 3H$	--	55	--	
	Ver.	$\Theta_T$	$\Phi=180^\circ, 12H$	--	40	--	
		$\Theta_B$	$\Phi=0^\circ, 6H$	--	70	--	

## 4. Electrical Characteristics

### 4.1 Absolute Maximum Rating

Characteristics	Symbol	Min	Max	Unit
Supply Voltage	VDD	-0.3	4.0	V
	Vout	-0.3	15.0	V
Operating Temperature	TOP	-20	+70	°C
Storage Temperature	TST	-30	+80	°C

*NOTE: If the absolute maximum rating of the above parameters is exceeded, even momentarily, the quality of the product may be degraded. Absolute maximum ratings specify the values which the product may be physically damaged if exceeded. Be sure to use the product within the range of the absolute maximum ratings.*

### 4.2 DC Electrical Characteristics

Characteristics	Symbol	Condition	Min	Typ.	Max	Unit
LCD Driving Voltage	VLCD		--	9.7	--	V
Supply Voltage	Logic	VDD-GND	--	3.0	--	V
Input Voltage	H Level	VDD	0.8VDD	--	VDD	V
	L Level	VIH	VSS	--	0.2VDD	V


**Condition:**

1. VDD = 3.0V
2. 1/65 Duty, 1/9 Bias

## 5.0 Module Function

### 5.1 Timing Characteristics

#### 1. System Buses Read/Write Characteristics (for 8080 Series MPU)



(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tAHS	Address hold time	0	-	-	ns	A0
tASB	Address setup time	0	-	-	ns	
tCYCS	System cycle time	240	-	-	ns	
tCCLW	Control low pulse width (write)	120	-	-	ns	/WR
tCCLR	Control low pulse width (read)	120	-	-	ns	/RD
tCCHW	Control high pulse width (write)	100	-	-	ns	/WR
tCCHR	Control high pulse width (read)	100	-	-	ns	/RD
tDSS	Data setup time	40	-	-	ns	D0~D7
tDHS	Data hold time	10	-	-	ns	
tACC8	/RD access time	-	-	140	ns	D0~D7, CL = 100pF
tCH8	Output disable time	5	-	50	ns	


## System Buses Read/Write Characteristics (for 8080 Series MPU) (continued)

(VDD = 1.8 ~ 2.7V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
t <sub>AH8</sub>	Address hold time	0	-	-	ns	A0
t <sub>AS8</sub>	Address setup time	0	-	-	ns	
t <sub>CYC8</sub>	System cycle time	400	-	-	ns	
t <sub>CLW</sub>	Control low pulse width (write)	150	-	-	ns	/WR
t <sub>CLR</sub>	Control low pulse width (read)	150	-	-	ns	/RD
t <sub>CHW</sub>	Control high pulse width (write)	120	-	-	ns	/WR
t <sub>CHR</sub>	Control high pulse width (read)	120	-	-	ns	/RD
t <sub>DS8</sub>	Data setup time	80	-	-	ns	D0~D7
t <sub>DH8</sub>	Data hold time	30	-	-	ns	
t <sub>ACC8</sub>	/RD access time	-	-	240	ns	D0~D7, CL = 100pF
t <sub>CH8</sub>	Output disable time	10	-	100	ns	

- \*1. The input signal rise time and fall time ( $t_r$ ,  $t_f$ ) is specified at 15ns or less.  
 $(t_r + t_f) < (t_{CYC8} - t_{CLW} - t_{CHW})$  for write,  $(t_r + t_f) < (t_{CYC8} - t_{CLR} - t_{CHR})$  for read.
- \*2. All timing is specified using 20% and 80% of VDD as the reference.
- \*3. t<sub>CLW</sub> and t<sub>CLR</sub> are specified as the overlap interval when /CS1 is low (CS2 is high) and /WR or /RD is low.

## 2. System Buses Read/Write Characteristics (for 6800 Series MPU)



(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
t <sub>AHs</sub>	Address hold time	0	-	-	ns	A0, RW
t <sub>ASs</sub>	Address setup time	0	-	-	ns	
t <sub>CYCs</sub>	System cycle time	240	-	-	ns	
t <sub>EWHW</sub>	Control low pulse width (write)	120	-	-	ns	E
t <sub>EWHR</sub>	Control low pulse width (read)	120	-	-	ns	E
t <sub>EWLW</sub>	Control high pulse width (write)	100	-	-	ns	E
t <sub>EWLR</sub>	Control high pulse width (read)	100	-	-	ns	E
t <sub>DsS</sub>	Data setup time	40	-	-	ns	D0~D7
t <sub>DHs</sub>	Data hold time	10	-	-	ns	
t <sub>ACCs</sub>	/RD access time	-	-	140	ns	D0~D7 CL = 100pF
t <sub>OHs</sub>	Output disable time	5	-	50	ns	

System Buses Read/Write Characteristics (for 6800 Series MPU) (continued)

(VDD = 1.8 ~ 2.7V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
t <sub>AHs</sub>	Address hold time	0	-	-	ns	A0, RW
t <sub>ASs</sub>	Address setup time	0	-	-	ns	
t <sub>CYCs</sub>	System cycle time	400	-	-	ns	
t <sub>EWHW</sub>	Control low pulse width (write)	150	-	-	ns	E
t <sub>EWHR</sub>	Control low pulse width (read)	150	-	-	ns	E
t <sub>EWLW</sub>	Control high pulse width (write)	120	-	-	ns	E
t <sub>EWLR</sub>	Control high pulse width (read)	120	-	-	ns	E
t <sub>DsS</sub>	Data setup time	80	-	-	ns	D0~D7
t <sub>DHs</sub>	Data hold time	30	-	-	ns	
t <sub>ACCs</sub>	/RD access time	-	-	240	ns	D0~D7 CL = 100pF
t <sub>OHs</sub>	Output disable time	10	-	100	ns	


\*1. The input signal rise time and fall time (tr, tr) is specified at 15ns or less.

(tr + tr) < (tcycs - t<sub>EWLW</sub> - t<sub>EWHW</sub>) for write, (tr + tr) < (tcycs - t<sub>EWLR</sub> - t<sub>EWHR</sub>) for read.

\*2. All timing is specified using 20% and 80% of VDD as the reference.

\*3. t<sub>EWHW</sub> and t<sub>EWHR</sub> are specified as the overlap interval when /CS1 is low (CS2 is high) and E is high.

### 3. Serial Interface Timing



(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tscyc	Serial clock cycle	120	-	-	ns	SCL
tshw	Serial clock H pulse width	60	-	-	ns	SCL
tslw	Serial clock L pulse width	60	-	-	ns	SCL
tsas	Address setup time	30	-	-	ns	A0
tsah	Address hold time	20	-	-	ns	A0
tsds	Data setup time	30	-	-	ns	SI
tsdh	Data hold time	20	-	-	ns	SI
tcss	Chip select setup time	20	-	-	ns	/CS1, CS2
tcsh	Chip select hold time	40	-	-	ns	/CS1, CS2

### Serial Interface Timing (continued)

(VDD = 1.8 ~ 2.7V, Ta = -40 ~ +85°C)


Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tscyc	Serial clock cycle	200	-	-	ns	SCL
tshw	Serial clock H pulse width	80	-	-	ns	SCL
tslw	Serial clock L pulse width	80	-	-	ns	SCL
tsas	Address setup time	60	-	-	ns	A0
tsah	Address hold time	30	-	-	ns	A0
tsds	Data setup time	60	-	-	ns	SI
tsdh	Data hold time	40	-	-	ns	SI
tcss	Chip select setup time	40	-	-	ns	/CS1, CS2
tcsh	Chip select hold time	100	-	-	ns	/CS1, CS2

\*1. The input signal rise time and fall time (tr, tr) is specified as 15ns or less.

\*2. All timing is specified using 20% and 80% of VDD as the standard.



#### 4. Display Control Timing




(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
$t_{DFR}$	FR delay time	-	20	80	ns	CL = 50 pF

(VDD = 1.8 ~ 2.7V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
$t_{DFR}$	FR delay time	-	40	160	ns	CL = 50 pF

#### 5. Reset Timing



(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
$t_R$	Reset Time	-	-	1.0	$\mu$ s	
$t_{RW}$	Reset low pulse width	10	-	-	$\mu$ s	/RES

(VDD = 1.8 ~ 2.7V, Ta = -40 ~ +85°C)


Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
$t_R$	Reset Time	-	-	2.0	$\mu$ s	
$t_{RW}$	Reset low pulse width	20	-	-	$\mu$ s	/RES

## 5.2 LCM Application

### The Step-up Voltage Circuits

Using the step-up voltage circuits within the NT7534 chips it is possible to product 5X, 4X, 3X, 2X step-ups of the VDD2-VSS2 voltage levels.

Figure 7



### The Voltage Regulator Circuit

The step-up voltage generated at VOUT outputs the liquid crystal driver voltage V0 through the voltage regulator circuit. Because the NT7534 chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume function and internal resistors for the V0 voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components.

Moreover, NT7534 has thermal gradients: approximately  $-0.05\%/^{\circ}\text{C}$ .

### High Power Mode


The power supply circuit equipped in the NT7534 chips has very low power consumption (normal mode: /HPM="H"). However for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the /HPM terminal to "L" (high power mode) can improve the quality of the display. We recommend that the display be checked on actual equipment to determine whether or not to use this mode.

Moreover, if the improvement to the display is inadequate even after the high power mode has been set, then it is necessary to add a Command Sequence when Built-in Power Supply is turned OFF. To turn off the built-in power supply, follow the command sequence as shown below to turn it off after making the system enter standby mode.



### Reference Power Supply Circuit for Driving LCD Panel

-When using all LCD power circuits  
 (Voltage booster, regulator and follower)  
 (In case of 4X boosting circuit and internal regulator resistors, IRS=1)


-When not using voltage booster circuits  
 (In case of external regulator resistors, IRS=0)



-When only using voltage follower



-When not using internal LCD power supply circuits



### 5.3 Command Table

Command	A0	/RD	/WR	Code								Hex	Function	
				D7	D6	D5	D4	D3	D2	D1	D0			
(1) Display OFF	0	1	0	1	0	1	0	1	1	1	0	1	AEh AFh	Turn on LCD panel when high, and turn off when low
(2) Display Start Line Set	0	1	0	0	1	Display Start Address					40h to 7Fh	Specifies RAM display line for COM0		
(3) Page Address Set	0	1	0	1	0	1	1	Page Address				B0h to B8h	Set the display data RAM page in Page Address register	
(4) Column Address Set	0	1	0	0	0	0	1	Higher Column Address				00h to 18h	Set 4 higher bits and 4 lower bits of column address of display data RAM in register	
	0	1	0	0	0	0	0	Lower Column Address						
(5) Read Status	0	0	1	Status				0	0	0	0	XX	Reads the status information	
(6) Write Display Data	1	1	0	Write Data								XX	Write data in display data RAM	
(7) Read Display Data	1	0	1	Read Data								XX	Read data from display data RAM	
(8) ADC Select	0	1	0	1	0	1	0	0	0	0	0	0	A0h A1h	Set the display data RAM address SEG output correspondence
(9) Normal/Reverse Display	0	1	0	1	0	1	0	0	1	1	0	0	A6h A7h	Normal indication when low, but full indication when high
(10) Entire Display ON/OFF	0	1	0	1	0	1	0	0	1	0	0	0	A4h A5h	Select normal display (0) or entire display on
(11) LCD Bias Set	0	1	0	1	0	1	0	0	0	1	0	1	A2h A3h	Sets LCD driving voltage bias ratio
(12) Read-Modify-Write	0	1	0	1	0	1	0	0	0	0	0	0	E0h	Increments column address counter during each write
(13) End	0	1	0	1	0	1	0	1	1	1	0	0	Eeh	Releases the Read-Modify-Write
(14) Reset	0	1	0	1	1	0	0	0	1	0	0	0	E2h	Resets internal functions
(15) Common Output Mode Select	0	0	1	1	0	0	0	1	*	*	*	*	C0h to CFh	Select COM output scan direction *: invalid data
(16) Power Control Set	0	1	0	0	0	1	0	1	Operation Status			28h to 2Fh	Select the power circuit operation mode	
(17) V0 Voltage Regulator Internal Resistor ratio Set	0	1	0	0	0	1	0	0	Resistor Ratio			20h to 27h	Select internal resistor ratio Rb/Ra mode	
(18) Electronic Volume mode Set Electronic Volume Register Set	0	1	0	1	0	0	0	0	0	0	0	1	81h	
	0	1	0	*	*	Electronic Control Value					XX	Sets the V0 output voltage electronic volume register		
(19) Set Static indicator ON/OFF Set Static Indicator Register	0	1	0	1	0	1	0	1	1	0	0	1	ACH ADh	Sets static indicator ON/OFF 0: OFF, 1: ON
	0	1	0	*	*	*	*	*	*	Mode		XX	Sets the flash mode	
(20) Power Save	0	1	0	-	-	-	-	-	-	-	-	-	-	Compound command of Display OFF and Entire Display ON
(21) NOP	0	1	0	1	1	1	0	0	0	1	1	1	E3h	Command for non-operation



Command	A0	/RD	/WR	Code										Hex	Function
				D7	D6	D5	D4	D3	D2	D1	D0				
(22)Oscillation Frequency Select	0	1	0	1	1	1	0	0	1	0	0	1	E4h E5h	Select the oscillation frequency	
(23)Partial Display mode Set	0	1	0	1	0	0	0	0	0	1	0	1	82h 83h	Enter/Release the partial display mode	
(24)Partial Display Duty Set	0	1	0	0	0	1	1	0	Duty Ratio			30h 37h	Sets the LCD duty ratio for partial display mode		
(25)Partial Display Bias Set	0	1	0	0	0	1	1	1	Bias Ratio			38h 3Fh	Sets the LCD bias ratio for partial display mode		
(26)Partial Start Line Set	0	1	0	1	1	0	1	0	0	1	1	D3h	Enter Partial Start Line Set		
Partial Start Line Set	0	1	0	1	1	Partial Start Line						XX	Sets the LCD Number of partial display start line		
(27)N-Line Inversion Set	0	1	0	1	0	0	0	0	1	0	1	85h	Enter N-Line inversion		
Number of Line Set	0	1	0	*	*	*	Number of Line					XX	Sets the number of line used for N-Line inversion		
(28)N-Line Inversion Release	0	1	0	1	0	0	0	0	1	0	0	84h	Exit N-Line Inversion		
(29)DC/DC Clock Set	0	1	0	1	1	1	0	0	1	1	0	E6h	Set DC/DC Clock Frequency		
DC/DC Clock Division Set	0	1	0	1	1	0	0	Clock Division				XX	Set the Division of DC/DC Clock Frequency		
(30)Test Command	0	1	0	1	1	1	1	1	1	1	1	F1h to FFh	IC test command. Do not use!		
(31)Test Mode Reset	0	1	0	1	1	1	1	0	0	0	0	F0h	Command of test mode reset		

Note: Do not use any other command, or system malfunction may result.

### 5.3 Initialization Code

```

void init()
{
    RES=0;
    delay(2);
    RES=1;
    delay(2);
    write_com_M(0xa2);    //1/9Bias
    write_com_M(0xa1);    //ADC set (SEG)
    write_com_M(0xc0);    //COM reves
    write_com_M(0xa6);    //DISPLAY NORMAL
    write_com_M(0x40);    //DISPLAY START LINE SET
    write_com_M(0x24);
    write_com_M(0x81);    //Electronic Volume Mode Set
    write_com_M(0x32);    //Electronic Volume Register Set()
    write_com_M(0xf8);    //The Booster set 4x
    write_com_M(0x00);    //The Booster set 4x
    write_com_M(0x2f);    //The Power Control Set   VOUT
    write_com_S(0xa2);    //1/7 Bias
    write_com_S(0xa1);    //ADC set (SEG)
    write_com_S(0xc0);    //COM reves
    write_com_S(0xa6);    //DISPLAY NORMAL
    write_com_S(0x40);    //DISPLAY START LINE SET
    write_com_S(0x24);
    write_com_S(0xf8);    //The Booster set 4x
    write_com_S(0x00);    //The Booster set 4x
    write_com_S(0x2f);    //The Power Control Set VOUT
    delay(50);           //
    clealddram();
    delay(50);           //
    write_com_A(0xaf);    //Lcd Disply ON
    delay(50);           //
}

```

## 6.0 Cautions and Handling Precautions

### 6.1 Handling and Operating the Module

1. When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
2. Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
3. Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
4. Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
5. If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
6. The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane. Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
7. If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
8. Protect the module from static; it may cause damage to the CMOS ICs.
9. Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
10. Do not disassemble the module.
11. Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
12. Pins of I/F connector shall not be touched directly with bare hands.
13. Do not connect, disconnect the module in the "Power ON" condition.
14. Power supply should always be turned on/off by the item Power On Sequence & Power Off Sequence.

### 6.2 Storage and Transportation

1. Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
2. Do not store the TFT-LCD module in direct sunlight.
3. The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
4. It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
5. This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.